A simple three-stage RISC-V CPU
Why do you think that https://github.com/jeras/rp32 is a good alternative to simple-riscv
Here you can share your experience with the project you are suggesting or its comparison with simple-riscv. Optional.
A valid email to send you a verification link when necessary or log in.