SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs
Here you can share your experience with the project you are suggesting or its comparison with spi_slave_verilog. Optional.
A valid email to send you a verification link when necessary or log in.