Suggest an alternative to

dbus_ti_link_uart_verilog

Verilog dbus (TI transfer bus) implementation and bridge to UART. High-performance link with TI calculators such as TI-89.

A URL to the alternative repo (e.g. GitHub, GitLab)

Here you can share your experience with the project you are suggesting or its comparison with dbus_ti_link_uart_verilog. Optional.

A valid email to send you a verification link when necessary or log in.