Suggest an alternative to

RISCV

A Pipelined RISC-V RV32I Core in Verilog [Moved to: https://github.com/georgeyhere/Toast-RV32i]

Why do you think that https://github.com/open-sdr/openwifi is a good alternative to RISCV

A URL to the alternative repo (e.g. GitHub, GitLab)

Here you can share your experience with the project you are suggesting or its comparison with RISCV. Optional.

A valid email to send you a verification link when necessary or log in.