Suggest an alternative to

Verilog

This is the Verilog 2005 parser used by VerilogCreator

A URL to the alternative repo (e.g. GitHub, GitLab)

Here you can share your experience with the project you are suggesting or its comparison with Verilog. Optional.

A valid email to send you a verification link when necessary or log in.