A Verilog synthesis flow for Minecraft redstone circuits
Why do you think that https://github.com/clash-lang/clash-compiler is a good alternative to MinecraftHDL
A Verilog synthesis flow for Minecraft redstone circuits
Why do you think that https://github.com/clash-lang/clash-compiler is a good alternative to MinecraftHDL