This project will compile verilog (a hardware description language) into factorio blueprints.
Here you can share your experience with the project you are suggesting or its comparison with verilog2factorio. Optional.
A valid email to send you a verification link when necessary or log in.