Suggest an alternative to

VexRiscv

A FPGA friendly 32 bit RISC-V CPU implementation

Why do you think that https://github.com/syntacore/scr1 is a good alternative to VexRiscv

A URL to the alternative repo (e.g. GitHub, GitLab)

Here you can share your experience with the project you are suggesting or its comparison with VexRiscv. Optional.

A valid email to send you a verification link when necessary or log in.