FPGA based MIT CADR lisp machine - rewritten in modern verilog - boots and runs
Here you can share your experience with the project you are suggesting or its comparison with cpus-caddr. Optional.
A valid email to send you a verification link when necessary or log in.