eater-sap-1-improvements
skidl
eater-sap-1-improvements | skidl | |
---|---|---|
14 | 12 | |
46 | 975 | |
- | - | |
2.7 | 6.5 | |
8 months ago | 5 days ago | |
Assembly | Jupyter Notebook | |
Creative Commons Zero v1.0 Universal | MIT License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
eater-sap-1-improvements
-
Next project for my PUTEY-1 TTL CPU: A speech synthesizer!
When I figure out why the "voice" is unintelligible, I will be certainly posting all the details and making a video as I have done with my prior projects for this computer. Subscribe to my YouTube or follow my GitHub repository to get alerts.
-
It took about a week, but my PUTEY-1 TTL CPU has calculated all the prime numbers to about 1.1 million.
The details of my design evolution from the Eater SAP-1 to what you see here are documented at my GitHub repository. You can also watch video overviews if each improvement project at my YouTube channel, the I haven’t yet made the video for the ALU that’s enabling multiplication and division through bit shifting. That’s only at my GitHub at the moment.
-
My TTL CPU is now operating at 300 KHz clock and can calculate 32 bit prime numbers.
Ha ... yeah, it was overkill, but the 32K was just sitting there unused. If you check out my code for the prime number calculation, you'll see the stack is well used. However, I haven't cracked the 256 byte depth yet.
-
has anyone programmed an EPLD?
I am using the ATF22V10C in my build. Works great. I’ve made some notes on programming them here: https://github.com/michaelkamprath/eater-sap-1-improvements/tree/advanced-alu/advanced-alu/pld-files
- I’ve built out my ALU upgrade for my TTL CPU. I use 74LS382 function generators, 74LS194 bit shifters, and 74LS682 comparators to significantly upgrade what can be computed from the original 74LS283 4-bit adders.
-
8-bit CPU project upgrading
I’ve done a number of upgrades myself. They are documented here: https://github.com/michaelkamprath/eater-sap-1-improvements
-
Stuck with strange voltage behavior in RAM module that goes away when using a multimeter
Here's the write button. https://i.imgur.com/N3WgqR9.jpg I've inverted it from a pull-up switch to GND, to a pull-down switch to VCC, using Michael Kamprath's improvement recommendations found at https://github.com/michaelkamprath/eater-sap-1-improvements/tree/main/improving-reliability-of-ram-module
-
The next iteration of my extend breadboard TTL CPU is working. Time to finish project documentation and create an overview video.
This iteration on the CPU focused on implementing a 8-bit instruction register. However, doing this required me to rethink many parts of the computer, notably the memory map and the control logic. Details on what I accomplished in this project can be found in my GitHub repository: https://github.com/michaelkamprath/eater-sap-1-improvements/tree/main/instruction-register-8-bit
-
My updated 16 bit memory + updated control logic + memory map controller + 8 bit instruction register is ready to be integrated into my breadboard CPU.
If you want to read up on what I am doing here before I create a video on it, I have documented everything here (though there are a few bits I still need to document).
-
The start of my effort to add 16-bit memory addressing to my SAP-1. Built so far at 16-bit program counter, memory address register, and run mode selector. The design now has a proper address bus (purple wires) in addition to the 8-bit data bus.
You can check out the current state of my design on my ram-upgrade branch in my GitHub repository. It's still a work in progress, so don't yet expect the same level of documentation or completeness my other modules have.
skidl
-
Show HN: Atopile – Design circuit boards with code
Great question! We hope we have a few good reasons.
This iteration of the project actually came after first working with and then modifying another awesome project called SKiDL (https://github.com/devbisme/skidl).
It's based on Python - but we found that because since it's procedural, turing complete and has a rich eco-system - people use to that and there aren't standard composable ways of designing things. Instead of describing your board, you (practically) write a script that generates your board. It entangles your targets with your source-code and can make it difficult to understand the ultimate outcome of what you've written.
Additionally, since it's a potentially very long program, it was hard to write good language support around (a language server for VSCode, a schematic visualiser etc...) that were snappy, responsive and lent to examining modules as well as the whole program.
There's a few operators and first-class language features we wanted as well, like units and tolerances (3.3V +/- 100mV) that just aren't the same when embedded in a string, or class init method.
-
Text only PCB CAD tools?
there is skidl for schematics, but yeah shit was hand drawn before GUIs.
-
What needs to happen for ChatGPT to start generating visual answers like electrical schematics?
Further, there are many python libraries etc which can be used to design electrical circuits using code: https://github.com/devbisme/skidl
-
The tooling ecosystem that adds joy to KiCad
I'd like to see documentation on your workflow. You can also post it on https://github.com/devbisme/skidl/discussions.
There is a generate_pcb() function in SKiDL that will output a kicad_pcb file that can be directly opened using PCBNEW (no need to generate the intermediate netlist file). That function uses HierPlace to group the parts based on their hierarchical organization. That would be a good place to inject some autoplacement if you get it figured out.
-
Wiring Tool
If others are interested in this and wireviz they might also like to know about https://github.com/devbisme/skidl. Used to make schematic specification in python.
-
Python & EE
Kinda off topic, but there's this project called skidl https://github.com/devbisme/skidl allowing you to create electrical schematics using Python. It seems to council your two interests, maybe for a fun side showoff project.
- Using DXFs to create PCBs?
-
Help Us Create Automated PCB Software!
Take a look at this SKiDL discussion forums on GitHub: https://github.com/xesscorp/skidl/discussions/129
-
What I wish I knew before building a Shopify App
SKiDL (circuit design library) does this to a very large extent...
https://github.com/xesscorp/skidl
- Spice simulation of SKiDL,alt to KiCAD
What are some alternatives?
8-bit-computer - Documentation of my 8-bit computer build
pcbflow - Python based Printed Circuit Board (PCB) layout and design package based on CuFlow.
kicad_footprints - A collection of all the KiCad footprints on the internet
kicad-action-scripts - Some KiCad plugins in Python
8bit-cpu - Schematics & code for my 74LS-based 8-bit MK1 CPU
SparkFun-KiCad-Libraries - SparkFun's KiCad Libraries
bespokeasm - An assembler that works with custom instruction sets.
kicad-jlcpcb-tools - Plugin to generate BOM + CPL files for JLCPCB, assigning LCSC part numbers directly from the plugin, query the JLCPCB parts database, lookup datasheets and much more.
EaterEmulator - Ben Eater's 8-bit breadboard computer emulator in python
RF-tools-KiCAD - KiCAD RF tools: footprints wizard and round tracks, mask expander, via fencing
pcbmode - A printed circuit board design tool with a twist