How to verify Embench Benchmark in a RISC-V core?

This page summarizes the projects mentioned and recommended in the original post on /r/RISCV

InfluxDB - Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
featured
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured
  • neorv32

    :desktop_computer: A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

  • This highly depends on your RISC-V system. If you already have a UART you can use that to output data via printf (for example using newlib's system calls). But in most cases is pretty oversized as it requires 100s of kB of memory. I think it would be better to use some kind of "embedded printf" like this from the example provided above and just add the according "putc" function to send one char to your UART.

  • InfluxDB

    Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

    InfluxDB logo
NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a more popular project.

Suggest a related project

Related posts

  • Adding support for newlib's system calls on a custom bare-metal RISC-V platform

    1 project | /r/RISCV | 11 Feb 2022
  • Adding newlib system calls to a bare-metal RISC-V platform

    1 project | news.ycombinator.com | 11 Feb 2022
  • Starting up with RISC-V

    3 projects | /r/RISCV | 4 Feb 2022
  • Adding custom RISC-V instructions to an open-source rv32 SoC

    1 project | /r/RISCV | 2 Feb 2022
  • Hacker News top posts: Feb 2, 2022

    1 project | /r/hackerdigest | 2 Feb 2022