A VHDL implementation of 128 bit AES encryption with a PCIe interface.
Here you can share your experience with the project you are suggesting or its comparison with aes-over-pcie. Optional.
A valid email to send you a verification link when necessary or log in.