Toast-RV32i

Pipelined RISC-V RV32I Core in Verilog

Suggest an alternative

A URL to the alternative repo (e.g. GitHub, GitLab)

Here you can share your experience with the project you are suggesting or its comparison with Toast-RV32i. Optional.

A valid email to send you a verification link when necessary or log in.