Wbuart32 Alternatives

Similar projects and alternatives to wbuart32

openarty

6 116 0.0 Verilog wbuart32 VS openarty

An Open Source configuration of the Arty platform
vgasim

11 147 1.2 Verilog wbuart32 VS vgasim

A Video display simulator
InfluxDB

www.influxdata.com sponsored

Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
sdspi

4 132 7.5 Verilog wbuart32 VS sdspi

SD-Card controller, using either SPI, SDIO, or eMMC interfaces
biriscv

6 749 0.0 Verilog wbuart32 VS biriscv

32-bit Superscalar RISC-V CPU
FakePGA

1 152 1.8 CMake wbuart32 VS FakePGA

Simulating Verilog designs on a microcontroller
zipcpu

13 1,190 6.3 Verilog wbuart32 VS zipcpu

A small, light weight, RISC CPU soft core
wbicapetwo

2 8 0.0 Verilog wbuart32 VS wbicapetwo

Wishbone to ICAPE interface conversion
WorkOS

workos.com sponsored

The modern identity platform for B2B SaaS. The APIs are flexible and easy-to-use, supporting authentication, user identity, and complex enterprise features like SSO and SCIM provisioning.
dbgbus

5 31 3.9 Verilog wbuart32 VS dbgbus

A collection of debugging busses developed and presented at zipcpu.com
qspiflash

4 63 0.0 Verilog wbuart32 VS qspiflash

A set of Wishbone Controlled SPI Flash Controllers
zbasic

4 39 0.0 Verilog wbuart32 VS zbasic

A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
videozip

1 12 10.0 Verilog wbuart32 VS videozip

A ZipCPU SoC for the Nexys Video board supporting video functionality
dpll

2 87 2.8 Verilog wbuart32 VS dpll

A collection of phase locked loop (PLL) related projects
Examples

3 55 4.4 Verilog wbuart32 VS Examples
arrowzip

3 19 0.0 Verilog wbuart32 VS arrowzip

A ZipCPU based demonstration of the MAX1000 FPGA board
wbscope

1 70 3.7 Verilog wbuart32 VS wbscope

A wishbone controlled scope for FPGA's
interpolation

1 48 3.2 Verilog wbuart32 VS interpolation

Digital Interpolation Techniques Applied to Digital Signal Processing
SaaSHub

www.saashub.com sponsored

SaaSHub - Software Alternatives and Reviews. SaaSHub helps you find the best software and product alternatives

NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a better wbuart32 alternative or higher similarity.

Suggest an alternative to wbuart32

wbuart32 reviews and mentions

Posts with mentions or reviews of wbuart32. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2023-06-11.

C++ Verification Testbench Best-Practice Resources?
7 projects | /r/FPGA | 11 Jun 2023

I have built a lot of open-source C++ tooling for design verification. You can find a lot of my C++ models posted on my Github. Example C++ models include: UART, SPI/DSPI/QSPI Flash, SD-Card (SPI-based interface), VGA Video, Ethernet MDIO, PS/2 mouse, OLED display, SDRAM and more. (I've even simulated PLLs using C++ models ...) I have also written extensively about doing so at ZipCPU.com.
CDC interview question clarification
1 project | /r/FPGA | 22 May 2022

Try this one.
AXI Stream basics for beginners, Here's a video I made because a bunch of people suggested I do something AXI!
2 projects | /r/FPGA | 12 Aug 2021

For example, some time after I built my own first serial port transmitter and receiver, someone tried using them in composition: A host (i.e. PC) would transmit a bunch of data, get received by the FPGA, processed by the receiver, and then the data would be sent back to the host via the transmitter. This is a hard test to get right, and my own design failed at the task. (It only returned every other byte!) What I learned from this is that the transmitter must take exactly (10*BAUD_CLOCKS) to transmit a byte. That also means that READY must be high on the last clock cycle of the byte to avoid falling behind. Let's just say that my own serial port wasn't (initially) up to the task. Among other things, the serial port receivers output "VALID" was only one cycle long, and didn't get latched anywhere if the transmitter wasn't ready for it. As I recall, we spent many days scratching our heads at the problem. Eventually, the person using my FPGA switched his host to sending 2-stop bits and things started working. Later, and only a long time later, did I ever find the off-by-one bug in the STOP bit state. My point? Serial port composition is an exacting test, and therefore a good one to work with. You ought to try it.
How can I get Verilator to Prompt for User Input?
3 projects | /r/FPGA | 19 Apr 2021

The core component to the single simulated to TCP port can be found here, in uartsim.cpp. You can find a companion software program that will forward the same TCP port to a hardware serial port here, under the name netuart.cpp.
A note from our sponsor - InfluxDB
www.influxdata.com | 24 Apr 2024

Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality. Learn more →