Openlane Alternatives

Similar projects and alternatives to openlane

• skywater-pdk

  3 2,701 0.0 Python openlane VS skywater-pdk

  Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

  

• freepdk-45nm

  1 96 10.0 Verilog openlane VS freepdk-45nm

  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen

  

• Onboard AI

  getonboard.dev

  sponsored

  Learn any GitHub repo in 59 seconds. Onboard AI learns any GitHub repo in minutes and lets you chat with it to locate functionality, understand different parts, and generate new code. Use it for free at www.getonboard.dev.

  

• picorv32

  1 2,615 0.0 Verilog openlane VS picorv32

  PicoRV32 - A Size-Optimized RISC-V CPU

  

• rocket-chip

  1 2,866 8.4 Scala openlane VS rocket-chip

  Rocket Chip Generator

  

• opentitan

  1 2,058 9.9 SystemVerilog openlane VS opentitan

  OpenTitan: Open source silicon root of trust

  

• NTHU-ICLAB

  - 34 6.9 Verilog openlane VS NTHU-ICLAB

  清華大學 | 積體電路設計實驗 (IC LAB) | 110上

• riscv

  - 902 1.8 Verilog openlane VS riscv

  RISC-V CPU Core (RV32IM)

• InfluxDB

  www.influxdata.com

  sponsored

  Collect and Analyze Billions of Data Points in Real Time. Manage all types of time series data in a single, purpose-built database. Run at any scale in any environment in the cloud, on-premises, or at the edge.

  

• zerosoc

  1 48 0.0 SystemVerilog openlane VS zerosoc

  Demo SoC for SiliconCompiler.

  

• sv2v

  - 419 0.0 Haskell openlane VS sv2v

  SystemVerilog to Verilog conversion

• Verilog.jl

  1 43 0.0 Julia openlane VS Verilog.jl

  Verilog for Julia

  

• chisel

  1 3,299 9.5 Scala openlane VS chisel

  Chisel: A Modern Hardware Design Language (by chipsalliance)

  

• Slime-Simulation

  1 1,321 0.0 C# openlane VS Slime-Simulation

• OpenROAD

  1 1,054 10.0 Verilog openlane VS OpenROAD

  OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

  

• myhdl

  1 966 0.0 Python openlane VS myhdl

  The MyHDL development repository

  

• siliconcompiler

  1 694 0.0 Python openlane VS siliconcompiler

  A modular build system for hardware

  

• edalize

  1 556 7.8 Python openlane VS edalize

  An abstraction library for interfacing EDA tools

• OpenROAD-flow-scripts

  1 218 10.0 Verilog openlane VS OpenROAD-flow-scripts

  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/

  

• ALIGN-public

  1 213 10.0 C++ openlane VS ALIGN-public

• hammer

  1 212 10.0 Python openlane VS hammer

  Hammer: Highly Agile Masks Made Effortlessly from RTL (by ucb-bar)

  

• MAGICAL

  1 172 0.0 C++ openlane VS MAGICAL

  Machine Generated Analog IC Layout

• SaaSHub

  www.saashub.com

  sponsored

  SaaSHub - Software Alternatives and Reviews. SaaSHub helps you find the best software and product alternatives