hdl_rosetta_stone

writing up a few examples using different languages and tools, mostly for personal learning. (by TripRichert)

Hdl_rosetta_stone Alternatives

Similar projects and alternatives to hdl_rosetta_stone

NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a better hdl_rosetta_stone alternative or higher similarity.

hdl_rosetta_stone reviews and mentions

Posts with mentions or reviews of hdl_rosetta_stone. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2022-04-25.
  • Inferred BRAM based FIFO with mismatched input and output data widths
    2 projects | /r/FPGA | 25 Apr 2022
  • Vector-packing algorithm
    2 projects | /r/FPGA | 23 Oct 2021
    I would write a module that held back the last element in a stream until 8 slots were passed, then let it pass through with a tlast signal. Something like this https://github.com/TripRichert/hdl_rosetta_stone/blob/main/verilog/hdl/axistream_add_tlast.v command the tlast every 8 elements, and don't raise tvalid on your inactive element inputs.
  • Gearbox FIFO implementation
    1 project | /r/FPGA | 17 Oct 2021
    https://github.com/TripRichert/hdl_rosetta_stone/blob/main/verilog/hdl/axistream_unpack.v https://github.com/TripRichert/hdl_rosetta_stone/blob/main/verilog/hdl/axistream_unpack.v (where unpack's bitwidth is 2 and NUM_PACK is 32, and pack's bitwidth is 2 and NUM_PACK is 33).
  • Data flow into a top module
    1 project | /r/FPGA | 16 Sep 2021
  • A note from our sponsor - InfluxDB
    www.influxdata.com | 19 Apr 2024
    Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality. Learn more →

Stats

Basic hdl_rosetta_stone repo stats
4
4
0.0
7 months ago

TripRichert/hdl_rosetta_stone is an open source project licensed under MIT License which is an OSI approved license.

The primary programming language of hdl_rosetta_stone is Verilog.

SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com