fpga-sim

Run students' Verilog designs interactively on a virtual FPGA board (by TheHarmonicRealm)

Fpga-sim Alternatives

Similar projects and alternatives to fpga-sim

  1. sphinxcontrib-hdl-diagrams

    Sphinx Extension which generates various types of diagrams from Verilog code.

  2. AppSignal

    AppSignal knows why the f*#k it crashed. Stop vibe-debugging. Every exception, every backtrace, grouped so you see patterns, not noise.

    AppSignal logo
  3. holoso

    Verilog synthesis directly from idiomatic Python for numerical/DSP-heavy applications. Not an HDL.

  4. edalize

    4 fpga-sim VS edalize

    An abstraction library for interfacing EDA tools

  5. fusesoc

    12 fpga-sim VS fusesoc

    Package manager and build abstraction tool for FPGA/ASIC development

  6. siliconcompiler

    Modular hardware build system

  7. hwtLib

    hardware library for hwt (= ipcore repo)

  8. apio

    3 fpga-sim VS apio

    :seedling: Open source ecosystem for open FPGA boards

  9. SaaSHub

    SaaSHub - Software Alternatives and Reviews. SaaSHub helps you find the best software and product alternatives

    SaaSHub logo
NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a better fpga-sim alternative or higher similarity.

fpga-sim discussion

Log in or Post with

fpga-sim reviews and mentions

Posts with mentions or reviews of fpga-sim. We have used some of these posts to build our list of alternatives and similar projects.

Stats

Basic fpga-sim repo stats
1
6
9.6
11 days ago

TheHarmonicRealm/fpga-sim is an open source project licensed under GNU General Public License v3.0 only which is an OSI approved license.

The primary programming language of fpga-sim is Python.


Sponsored
AppSignal knows why the f*#k it crashed.
Stop vibe-debugging. Every exception, every backtrace, grouped so you see patterns, not noise.
www.appsignal.com