Similar projects and alternatives to Toast-RV32i based on common topics and language
RISC-V CPU Core (RV32IM) (by ultraembedded)
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Static code analysis for 29 languages.. Your projects are multi-language. So is SonarQube analysis. Find Bugs, Vulnerabilities, Security Hotspots, and Code Smells so you can release quality code every time. Get started analyzing your projects today for free.
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software
Small Processing Unit 32: A compact RV32I CPU written in Verilog
A Pipelined RISC-V RV32I Core in Verilog [Moved to: https://github.com/georgeyhere/Toast-RV32i] (by georgeyhere)
Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
Toast-RV32i reviews and mentions
We haven't tracked posts mentioning Toast-RV32i yet.
Tracking mentions began in Dec 2020.