Our great sponsors
-
The slides were created using LaTeX together with the powerdot package and a style I created myself. The one trace with a black background was produced via Vivado and copied from a post. The traces with blue signal names (pages 12-13, 16, 23) are all created via wavedrom. Other traces are created via tikz-timing. Annotations were done using pstricks and the powerdot onslide{} command. Listings were done via the listings package and either a Verilog or a VHDL style sheet. Links to URLs were provided via the hyperref package. The bytefield was done via the bytefield package. There's also a block diagram/flow chart in those slides created via dia.
-
You can see several examples of timing diagrams in this set of slides. I used them to discuss AXI formal verification.
-
InfluxDB
Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
Related posts
- C++ Verification Testbench Best-Practice Resources?
- Simple skid buffer implementation
- Testing Axi Slaves in Simulation
- Guys can u send me some github repositories on some simple project on system verilog with functionality like with couple functions ? Its my first reddit post in my life.
- A simple AXI-Lite register file