253
502
607
Our great sponsors
|
Mentions
@
|
Stars | Project | Description |
|---|---|---|---|
| 25 | 387 | SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network. | |
| 5 | 630 | GPL v3 2D/3D graphics engine in verilog | |
| 3 | 1,470 | Official repository of the AWS EC2 FPGA Hardware and Software Development Kit | |
| 3 | 268 | An implementation of DisplayPort protocol for FPGAs | |
| 1 | 109 | A bit-serial CPU written in VHDL, with a simulator written in C. | |
| 1 | 66 | Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC | |
| 1 | 13 | VEXTPROJ - the version control friendly system for creation of Vivado projects | |
| 1 | 4 | Source code & scripts for experimental characterization and demonstration of performing NOT and up to 16-input AND, NAND, OR, and NOR operations in real DDR4 DRAM chips. Described in our HPCA'24 paper by Yuksel et al. at https://arxiv.org/abs/2402.18736 |
Popular VHDL Topics
Latest Mentions
Latest mentioned VHDL repos
| Stars | Project |
|---|---|
| 4 | FCDRAM |
| 66 | FPGA-radio |
| 1,470 | aws-fpga |
| 109 | bit-serial |
| 387 | satcat5 |
| 13 | vextproj |
| 268 | FPGA_DisplayPort |
| 630 | gplgpu |
| 6 | OcPoC_Mini_Zynq_Files |
| 46 | LumaCode |
| 35 | microCore |
| 106 | Rudi-RV32I |
| 1 | test_hvhdl_ethernet |
| 647 | gcvideo |
| 330 | Mister64 |
| 152 | neoTRNG |
| 28 | RowPress |
| 11 | VHDL-Nexus |
| 31 | Atari2600_MiSTer |
| 23 | aes-over-pcie |
Latest Discoveries
Latest discovered VHDL repos
| Stars | Project |
|---|---|
| 4 | FCDRAM |
| 66 | FPGA-radio |
| 109 | bit-serial |
| 13 | vextproj |
| 6 | OcPoC_Mini_Zynq_Files |
| 46 | LumaCode |
| 35 | microCore |
| 1 | test_hvhdl_ethernet |
| 330 | Mister64 |
| 28 | RowPress |
| 11 | VHDL-Nexus |
| 31 | Atari2600_MiSTer |
| 23 | aes-over-pcie |
| 2 | Level-Shifter |
| 4 | VHDL-Learning |
| 10 | ira |
| 25 | USB-Injection |
| 9 | Arcade-TaitoSystemSJ_MiSTer |
| 8 | Arcade_Galaga |
| 0 | DSP |
Recently updated posts
- Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis
- FPGA for Deep Learning: Survey and Future Directions
- Layout of Rust's u128 and i128 changed
- Finding the Right "Brain" and Software for Civilian Drone. Part 2
- Show HN: SatCat5, the open-source FPGA Ethernet switch