zbasic
A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems (by ZipCPU)
biriscv
32-bit Superscalar RISC-V CPU (by ultraembedded)
Our great sponsors
zbasic | biriscv | |
---|---|---|
4 | 6 | |
39 | 749 | |
- | - | |
0.0 | 0.0 | |
over 1 year ago | over 2 years ago | |
Verilog | Verilog | |
- | Apache License 2.0 |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
zbasic
Posts with mentions or reviews of zbasic.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2022-01-10.
-
AXI Quad SPI 3.2 Flash programming scripts
Here's sort of a generic repo you can look at which might give you some ideas.
-
How do you successfully compile a working verilator package on Ubuntu?
Let me also point out that I rarely use Verilators -exe flag. I tend instead to build my designs in steps: 1) Run Verilator, 2) run make -f Vtoplvl.mk in the obj_dir directory, 3) turn my test script into an object file, and only then 4) link everything together into an executable. I've also been known for peeking at Verilator's internal variables during a simulation run--but that may be another topic entirely.
-
Need help with Objcopy for Verilog Hex File
As examples: - Here's how I process libelf to provide me with an array of section pointers, each containing the address to load the values at - Here's where I then load the values into my design when I'm using an external loader via a debugging bus. - Here's another copy of the same, this time running from within Verilator rather than from within externally controlled logic.
-
How can I get Verilator to Prompt for User Input?
The components found in ZBasic will split the stream into two. The key files you'll want there are dbluartsim.cpp and (again) netuart.cpp. To use dbluart, you'll need three pieces: First, you'll need to call setup() to set the baud rate, then once per clock cycle you'll want to call the operator() method--which is really just a rename for the tick() method.
biriscv
Posts with mentions or reviews of biriscv.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-06-21.