riscv VS openlane

Compare riscv vs openlane and see what are their differences.

openlane

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization. (by efabless)
Our great sponsors
  • SonarLint - Clean code begins in your IDE with SonarLint
  • InfluxDB - Build time-series-based applications quickly and at scale.
  • SaaSHub - Software Alternatives and Reviews
riscv openlane
1 11
694 826
- 2.5%
0.6 8.7
over 1 year ago 1 day ago
Verilog Verilog
BSD 3-clause "New" or "Revised" License Apache License 2.0
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

riscv

Posts with mentions or reviews of riscv. We have used some of these posts to build our list of alternatives and similar projects.

We haven't tracked posts mentioning riscv yet.
Tracking mentions began in Dec 2020.

openlane

Posts with mentions or reviews of openlane. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2022-12-14.

What are some alternatives?

When comparing riscv and openlane you can also consider the following projects:

skywater-pdk - Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

freepdk-45nm - ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen

picorv32 - PicoRV32 - A Size-Optimized RISC-V CPU

rocket-chip - Rocket Chip Generator

sv2v - SystemVerilog to Verilog conversion

zerosoc - Demo SoC for SiliconCompiler.

biriscv - 32-bit Superscalar RISC-V CPU

NTHU-ICLAB - 清華大學 | 積體電路設計實驗 (IC LAB) | 110上

opentitan - OpenTitan: Open source silicon root of trust

Slime-Simulation

zipcpu - A small, light weight, RISC CPU soft core

zbasic - A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems