lion
iele-semantics
Our great sponsors
lion | iele-semantics | |
---|---|---|
10 | 6 | |
242 | 130 | |
0.8% | 0.0% | |
4.3 | 1.8 | |
about 2 months ago | 9 months ago | |
Haskell | HTML | |
BSD 3-clause "New" or "Revised" License | GNU General Public License v3.0 or later |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
lion
-
A year of RISC-V adventures: embracing chaos in your software journey [video]
I've been starting to dabble with digital logic design via Clash (https://clash-lang.org/), and there is a very cool-looking RISC-V SoC project done in that tool that looks fairly serious: https://github.com/standardsemiconductor/lion.
-
C++ Concurrency Model on x86 for Dummies
That’s fascinating about the M1. In retrospect it seems like kind of a no-brainer but I doubt I would have thought of it.
SPARC had different memory models at different ISA revs IIRC: it’s been like 20 years since I was dealing with SPARC so I might be misremembering the details. Alpha would have been a better example.
RISC-V is really interesting. I’ve been slowly working through this: https://github.com/standardsemiconductor/lion, highly recommend!
-
Why More Networks Should Imitate Cardano When It Comes To Writing And Shipping Code | Bitcoinist.com
Interesting. Actually, you may be just the person to answer my question: Is it possible/plausible to run a Cardano node on Lion OS on a RISC-V machine? IMO, it would be great for the community if we could run all Cardano stake pools on end to end formally verified machines using open source core and hardware.
- Lion is a formally verified, 5-stage pipeline RISC-V core
- Lion: A formally verified, 5-stage pipeline RISC-V core
-
Hacker News top posts: Mar 4, 2021
Lion: A formally verified, 5-stage pipeline RISC-V core\ (30 comments)
-
Where Lions Roam: RISC-V on the VELDT
In addition, you can actually set the riscv-formal suite to verify correctness by k-induction: https://github.com/SymbioticEDA/riscv-formal/pull/28 https://symbiyosys.readthedocs.io/en/latest/quickstart.html#beyond-bounded-model-checks although I concur that by looking at https://github.com/standardsemiconductor/lion/blob/main/lion-formal/app/Main.hs the lion core is only verified with BMC.
iele-semantics
-
What's the deal with IELE these days?
There hasn't been any development in that projects github in almost two years. Was that a prototype? Has that functionality been shelved? What am I missing?
- What happened to IELE & the K framework?
-
Why More Networks Should Imitate Cardano When It Comes To Writing And Shipping Code | Bitcoinist.com
The only parts that have yet to emerge are RINA, IELE, Scaling, and the Governance parts of the project. From what I can tell, scaling is 10-25% complete, IELE/K framework is at least 50% done, RINA might be impossible with internet's hardware, and Governance is being iterated upon with each catalyst proposal..let's say 45% finished.
- Do we have any update on Runtime Verification IELE bridge?
-
IELE role in Cardano smart contract?
It's still being actively developed and you can follow the development of IELE here: https://github.com/runtimeverification/iele-semantics/ . Since Cardano is a UTXO-based blockchain, it would need to run in an accounting-style sidechain (which is still an active area of research for POS blockchains)
-
Running stake pool as an individual.
Wait for the "ocean" of languages that will be introduced to Cardano via iele-semantics - meaning one day I will be able to code smart contracts in Python.
What are some alternatives?
prometheus-cpp - Prometheus Client Library for Modern C++
riscv-formal - RISC-V Formal Verification Framework
cocotb - cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
atomic-story - Understanding how atomics and memory ordering work
VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation
libcxx - Project moved to: https://github.com/llvm/llvm-project
wit - WIT (Wikipedia-based Image Text) Dataset is a large multimodal multilingual dataset comprising 37M+ image-text sets with 11M+ unique images across 100+ languages.
VELDT-getting-started - Where Lions Roam: Haskell & Hardware on VELDT
clash-ghc - Haskell to VHDL/Verilog/SystemVerilog compiler
solana - Web-Scale Blockchain for fast, secure, scalable, decentralized apps and marketplaces.
cbonsai