spam-1
Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my research and learning. See also the Hackaday.IO project. https://hackaday.io/project/166922-spam-1-8-bit-cpu (by Johnlon)
riscv_vhdl
Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators (by sergeykhbr)
Our great sponsors
spam-1 | riscv_vhdl | |
---|---|---|
1 | 2 | |
60 | 578 | |
- | - | |
4.0 | 8.8 | |
8 months ago | 4 months ago | |
Verilog | Verilog | |
Mozilla Public License 2.0 | Apache License 2.0 |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
spam-1
Posts with mentions or reviews of spam-1.
We have used some of these posts to build our list of alternatives
and similar projects.
riscv_vhdl
Posts with mentions or reviews of riscv_vhdl.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2021-02-08.
-
Wouldn't it be crazy if amd or intel turned around and started making RISK-V based processors to compete with arm?
There is code that describes the processor, the VHDL is also open source. You can get the some similar implementations for older ARM implementations but you may have to pay to use them commercially.
- What is a list of all softcores that were designed purely using VHDL?
What are some alternatives?
When comparing spam-1 and riscv_vhdl you can also consider the following projects:
lxp32-cpu - A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
verilator - Verilator open-source SystemVerilog simulator and lint system
Ripes - A graphical processor simulator and assembly editor for the RISC-V ISA
cva6 - The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
microwatt - A tiny Open POWER ISA softcore written in VHDL 2008
edb-debugger - edb is a cross-platform AArch32/x86/x86-64 debugger.
VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation
gd32vf103inator - Program the GD32VF103 using C, your favourite editor and make