spam-1 VS biriscv

Compare spam-1 vs biriscv and see what are their differences.

spam-1

Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my research and learning. See also the Hackaday.IO project. https://hackaday.io/project/166922-spam-1-8-bit-cpu (by Johnlon)
Our great sponsors
  • WorkOS - The modern identity platform for B2B SaaS
  • InfluxDB - Power Real-Time Data Analytics at Scale
  • SaaSHub - Software Alternatives and Reviews
spam-1 biriscv
1 6
60 749
- -
4.0 0.0
8 months ago over 2 years ago
Verilog Verilog
Mozilla Public License 2.0 Apache License 2.0
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

spam-1

Posts with mentions or reviews of spam-1. We have used some of these posts to build our list of alternatives and similar projects.

biriscv

Posts with mentions or reviews of biriscv. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2023-06-21.

What are some alternatives?

When comparing spam-1 and biriscv you can also consider the following projects:

lxp32-cpu - A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set

riscv - RISC-V CPU Core (RV32IM)

darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

sdspi - SD-Card controller, using either SPI, SDIO, or eMMC interfaces

zipcpu - A small, light weight, RISC CPU soft core

vgasim - A Video display simulator

wbicapetwo - Wishbone to ICAPE interface conversion

RISC-V - Design implementation of the RV32I Core in Verilog HDL with Zicsr extension

kasirga_gok_2023 - Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı

kianRiscV - RISC-V Linux SoC, marchID: 0x2b

FPGA_SDRAM_Controller - SDRAM controller optimized to a memory bandwidth of 316MB/s

open-register-design-tool - Tool to generate register RTL, models, and docs using SystemRDL or JSpec input