riscv_vhdl
gd32vf103inator
Our great sponsors
| riscv_vhdl | gd32vf103inator | |
|---|---|---|
| 2 | 1 | |
| 578 | 44 | |
| - | - | |
| 8.8 | 0.0 | |
| 4 months ago | about 1 year ago | |
| Verilog | C++ | |
| Apache License 2.0 | BSD 3-clause "New" or "Revised" License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
riscv_vhdl
-
Wouldn't it be crazy if amd or intel turned around and started making RISK-V based processors to compete with arm?
There is code that describes the processor, the VHDL is also open source. You can get the some similar implementations for older ARM implementations but you may have to pay to use them commercially.
- What is a list of all softcores that were designed purely using VHDL?
gd32vf103inator
What are some alternatives?
verilator - Verilator open-source SystemVerilog simulator and lint system
USBMidiKliK - A robust USB MIDI Arduino firmware, with a dual bootloader, based on the LUFA library
Ripes - A graphical processor simulator and assembly editor for the RISC-V ISA
risc-v-examples - RISC-V examples for GD32V, K210, and QEMU
cva6 - The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
microwatt - A tiny Open POWER ISA softcore written in VHDL 2008
bl_iot_sdk - BL602 SDK (Pine64 fork)
edb-debugger - edb is a cross-platform AArch32/x86/x86-64 debugger.
ncnn - ncnn is a high-performance neural network inference framework optimized for the mobile platform
VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation
rvscript - Fast RISC-V-based scripting backend for game engines