openlane
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization. (by efabless)
zbasic
A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems (by ZipCPU)
Our great sponsors
openlane | zbasic | |
---|---|---|
12 | 4 | |
1,139 | 39 | |
3.0% | - | |
8.6 | 0.0 | |
14 days ago | over 1 year ago | |
Python | Verilog | |
Apache License 2.0 | - |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
openlane
Posts with mentions or reviews of openlane.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-04-15.
-
[D][P] Represent Analog Circuits as Graphs
I would suggest Verilog-to-routing as the best open source tool ive used that deals with abstract circuit representations on an FPGA or similar architecture. but tools like Align and Magical both accept circuit inputs as netlists and have to represent them internally for generating layout so might be easier to understand their approach depending on your familiarity with analog circuits. One more option is to look up OpenLane flow, its more an amalgamation of lots of tools but definitely also represents circuits as a graph for manipulation later on.
-
VLSI Tools
OpenLane
- Compiling Code into Silicon
-
Kickstarting IC design
And, there is a project called 'The OpenROAD Project' which has created an open-source framework for digital back-end design/physical design. https://github.com/The-OpenROAD-Project/OpenLane
-
How are modern processors and their architecture designed?
For "how the architecture is brought to silicon": Look at OpenLane. It's a complete Verilog to GDS flow, all open source and already used for some tape-outs. https://github.com/The-OpenROAD-Project/OpenLane
-
Project Ideas for Uni
Maybe you can do something that can also go to an ASIC. Take a look at openlane flow, you don't need to do the backend since it is mostly script based and you can even send it to next Skywater submission. The major problem is that you currently don't have sram access so you need to create rams from logic if you need to.
zbasic
Posts with mentions or reviews of zbasic.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2022-01-10.
-
AXI Quad SPI 3.2 Flash programming scripts
Here's sort of a generic repo you can look at which might give you some ideas.
-
Need help with Objcopy for Verilog Hex File
As examples: - Here's how I process libelf to provide me with an array of section pointers, each containing the address to load the values at - Here's where I then load the values into my design when I'm using an external loader via a debugging bus. - Here's another copy of the same, this time running from within Verilator rather than from within externally controlled logic.
-
How can I get Verilator to Prompt for User Input?
The components found in ZBasic will split the stream into two. The key files you'll want there are dbluartsim.cpp and (again) netuart.cpp. To use dbluart, you'll need three pieces: First, you'll need to call setup() to set the baud rate, then once per clock cycle you'll want to call the operator() method--which is really just a rename for the tick() method.
What are some alternatives?
When comparing openlane and zbasic you can also consider the following projects:
skywater-pdk - Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.
picorv32 - PicoRV32 - A Size-Optimized RISC-V CPU
freepdk-45nm - ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
rocket-chip - Rocket Chip Generator
NTHU-ICLAB - 清華大學 | 積體電路設計實驗 (IC LAB) | 110上
riscv - RISC-V CPU Core (RV32IM)
opentitan - OpenTitan: Open source silicon root of trust
sv2v - SystemVerilog to Verilog conversion
zerosoc - Demo SoC for SiliconCompiler.
Verilog.jl - Verilog for Julia
Slime-Simulation
OpenROAD-flow-scripts - OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/