open-register-design-tool
gf180mcu-pdk
Our great sponsors
| open-register-design-tool | gf180mcu-pdk | |
|---|---|---|
| 2 | 2 | |
| 181 | 337 | |
| 2.2% | 3.9% | |
| 5.3 | 2.8 | |
| 9 months ago | 11 months ago | |
| Verilog | Makefile | |
| Apache License 2.0 | Apache License 2.0 |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
open-register-design-tool
-
Thoughts about SystemRDL ?
I have used this compiler (https://github.com/Juniper/open-register-design-tool/wiki/Running-Ordt) to generate a Python model to access registers (I use Python on embedded Linux to read/write registers over SPI to the device).
- Auto Generate Header Files
gf180mcu-pdk
-
Exploded view of my first ASIC, inside the TinyTapeout project
Google just committed to open sourcing the SKY90FD (formerly MITLL's 90nm FDSOI) and GF180MCU processes as well. So there's growing momentum in the open source PDK space.
- GlobalFoundries GF180MCU Open Source PDK
What are some alternatives?
rggen - Code generation tool for control and status registers
chipignite-resources
PeakRDL-html - Generate address space documentation HTML from compiled SystemRDL input
sky90fd-pdk
livehd - Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
openlane - OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
OpenTimer - A High-performance Timing Analysis Tool for VLSI Systems
skywater-pdk - Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.
biriscv - 32-bit Superscalar RISC-V CPU
axi - AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication