open-register-design-tool
OpenTimer
Our great sponsors
open-register-design-tool | OpenTimer | |
---|---|---|
2 | 1 | |
179 | 504 | |
1.1% | 1.0% | |
5.3 | 0.0 | |
8 months ago | 10 months ago | |
Verilog | Verilog | |
Apache License 2.0 | GNU General Public License v3.0 or later |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
open-register-design-tool
We haven't tracked posts mentioning open-register-design-tool yet.
Tracking mentions began in Dec 2020.
OpenTimer
We haven't tracked posts mentioning OpenTimer yet.
Tracking mentions began in Dec 2020.
What are some alternatives?
rggen - Code generation tool for control and status registers
PeakRDL-html - Generate address space documentation HTML from compiled SystemRDL input
livehd - Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
gf180mcu-pdk - PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).
ice-chips-verilog - IceChips is a library of all common discrete logic devices in Verilog
openlane - OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
axi - AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
biriscv - 32-bit Superscalar RISC-V CPU
serv - SERV - The SErial RISC-V CPU
spydrnet - A flexible framework for analyzing and transforming FPGA netlists. Official repository.
hdl - HDL libraries and projects
dwsim - DWSIM is a Steady-State and Dynamic Sequential Modular Chemical Process Simulator for Windows, Linux and macOS.