lxp32-cpu VS openpiton

Compare lxp32-cpu vs openpiton and see what are their differences.

lxp32-cpu

A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set (by lxp32)
Our great sponsors
  • WorkOS - The modern identity platform for B2B SaaS
  • InfluxDB - Power Real-Time Data Analytics at Scale
  • SaaSHub - Software Alternatives and Reviews
lxp32-cpu openpiton
2 1
55 581
- 3.8%
0.0 4.4
over 1 year ago 30 days ago
Assembly Assembly
MIT License -
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

lxp32-cpu

Posts with mentions or reviews of lxp32-cpu. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2023-01-13.

openpiton

Posts with mentions or reviews of openpiton. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2021-10-25.

What are some alternatives?

When comparing lxp32-cpu and openpiton you can also consider the following projects:

neorv32 - :rocket: A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

apio - :seedling: Open source ecosystem for open FPGA boards

zipcpu - A small, light weight, RISC CPU soft core

RISC-V-Guide - RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-V hardware.

VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation

microwatt - A tiny Open POWER ISA softcore written in VHDL 2008

riscv_vhdl - Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators

spam-1 - Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my research and learning. See also the Hackaday.IO project. https://hackaday.io/project/166922-spam-1-8-bit-cpu

mandelbrot_riscv_assembler - An example in bare metal RV32 assembly for the longan nano board

mrisc32-a1 - A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA