friscv
ravenoc
Our great sponsors
friscv | ravenoc | |
---|---|---|
1 | 1 | |
14 | 119 | |
- | - | |
8.4 | 4.3 | |
about 2 months ago | 9 months ago | |
Coq | SystemVerilog | |
MIT License | MIT License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
friscv
ravenoc
We haven't tracked posts mentioning ravenoc yet.
Tracking mentions began in Dec 2020.
What are some alternatives?
AXI4 - AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream transmitter and receiver verification components
darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
scr1 - SCR1 is a high-quality open-source RISC-V MCU core in Verilog
Cores-VeeR-EL2 - VeeR EL2 Core
cheshire - A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
rp32 - RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).
cv32e40p - CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
airisc_core_complex - Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.
Cores-VeeR-EH1 - VeeR EH1 core
riscv - RISC-V CPU Core (RV32IM)
fpga_riscv_cpu - fpga verilog risc-v rv32i cpu