firrtl
Flexible Intermediate Representation for RTL (by chipsalliance)
firrtl
Flexible Intermediate Representation for RTL (by TimothyKlim)
Our great sponsors
| firrtl | firrtl | |
|---|---|---|
| 4 | 1 | |
| 694 | 1 | |
| 2.9% | - | |
| 0.0 | 0.0 | |
| 2 days ago | about 3 years ago | |
| Scala | Scala | |
| Apache License 2.0 | Apache License 2.0 |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
firrtl
Posts with mentions or reviews of firrtl.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-07-15.
- Firrtl – Flexible Intermediate Representation for RTL
-
FPGA Interchange format to enable interoperable FPGA tooling
Did any project other than Chisel make use of FIRRTL? https://github.com/chipsalliance/firrtl
-
Scala project (FIRRTL) failing to build on NixOS
I think the protoc comes from here?
firrtl
Posts with mentions or reviews of firrtl.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2021-03-22.
-
Scala project (FIRRTL) failing to build on NixOS
You need replace protoc with something like this: protobufRunProtoc in ProtobufConfig := (args => scala.sys.process.Process("protoc", args).!) in build.sbt and add protobuf3_6 to buildInputs. For example: https://github.com/TimothyKlim/firrtl/commit/be23dbfaeb043e01ea7d293243e5994715d00d2b
What are some alternatives?
When comparing firrtl and firrtl you can also consider the following projects:
python-fpga-interchange - Python interface to FPGA interchange format
patchelf - A small utility to modify the dynamic linker and RPATH of ELF executables
dotty - The Scala 3 compiler, also known as Dotty.
netlistsvg - draws an SVG schematic from a JSON netlist
pymtl3 - Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
chisel - Chisel: A Modern Hardware Design Language
f4pga-arch-defs - FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
ideas - Random ideas and interesting ideas for things we hope to eventually do.