cva6 VS vivado-risc-v

Compare cva6 vs vivado-risc-v and see what are their differences.

cva6

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux (by openhwgroup)
systemverilog-hdl Cpu Asic Fpga rv64gc ariane risc-v
Source Code
docs.openhwgroup.org
Suggest alternative
Edit details

vivado-risc-v

Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro (by eugene-tarassov)
nexys-video risc-v Linux Xilinx vivado Fpga vc707 genesys2 Boom rocketchip kc705 arty-a7 Riscv
Source Code
Suggest alternative
Edit details
WorkOS
Our great sponsors
  • WorkOS - The modern identity platform for B2B SaaS
  • InfluxDB - Power Real-Time Data Analytics at Scale
  • SaaSHub - Software Alternatives and Reviews
Our great sponsors
cva6 vivado-risc-v
10 6
2,074 738
3.9% -
9.7 7.5
8 days ago 6 days ago
Assembly Tcl
GNU General Public License v3.0 or later -
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

cva6

Posts with mentions or reviews of cva6. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2023-03-08.

vivado-risc-v

Posts with mentions or reviews of vivado-risc-v. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2023-03-08.
  • Recommendations for RISC-V on FPGA
    7 projects | /r/FPGA | 8 Mar 2023
    Hello. I'm looking into implementing RISC-V on an FPGA for a school project. The two repos I'm looking into using are the Ariane and RocketChip repos. Both look actively maintained, but RocketChip has more recent releases, and it's used by this other repo that creates a block design in Vivado with the RISC-V RTL. However, we would also like to be able to make changes to the core, and I'm afraid that scala/Chisel might be difficult to learn. Ariane looks like SystemVerilog while RocketChip is mostly Chisel. Does any have recommendations on which RISC-V repo would be good to use for a project?
  • How can I learn about RISC-V and use case? I want to do a project for begginers
    2 projects | /r/FPGA | 5 Feb 2023
  • Open-source RISC-V CPU projects for contribution
    8 projects | /r/RISCV | 28 Jan 2023
    For Xilinx FPGAs : https://github.com/eugene-tarassov/vivado-risc-v
  • can one run one a linux distro like debian on an fpga?
    1 project | /r/FPGA | 9 Nov 2022
    I know it would run slowly, im not interested in performance, just curious about fpga capabilities. I found the following project where apparently they instantiate a Rocket chip core and are able to run debian on it. Unfortunately there are no demo images or video, and i dont own a xilinx board, so i dont know what the system is capable of doing. Could one install a lightweight desktop environment or install packages using apt?
  • Error when preparing a USB for use with an FPGA
    1 project | /r/Ubuntu | 22 Mar 2022
  • Running Hello World on a bare-metal RISC-V FPGA
    3 projects | /r/RISCV | 10 Jan 2022
    But to save time, since you already have the Eugene Tarassov repo working running linux, you could look into modifying the bootrom for your needs. For example, you could take out all the stuff about loading files from SD card etc. and just include kprint.h and the bare minumum you need to print out over UART.

What are some alternatives?

When comparing cva6 and vivado-risc-v you can also consider the following projects:

cv32e40p - CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

chipyard - An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

litex - Build your hardware, easily!

picorv32 - PicoRV32 - A Size-Optimized RISC-V CPU

verilator - Verilator open-source SystemVerilog simulator and lint system

rocket-chip - Rocket Chip Generator

riscv-cores-list - RISC-V Cores, SoC platforms and SoCs

Rudi-RV32I - A rudimental RISCV CPU supporting RV32I instructions, in VHDL

riscv_vhdl - Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators

neorv32-setups - 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.

litedram - Small footprint and configurable DRAM core

mempool - A 256-RISC-V-core system with low-latency access into shared L1 memory.

cva6 vs cv32e40p vivado-risc-v vs chipyard cva6 vs litex vivado-risc-v vs picorv32 cva6 vs verilator vivado-risc-v vs rocket-chip cva6 vs riscv-cores-list vivado-risc-v vs Rudi-RV32I cva6 vs riscv_vhdl vivado-risc-v vs neorv32-setups cva6 vs litedram vivado-risc-v vs mempool