cva6
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux (by openhwgroup)
iob-soc-opencryptolinux
Running Linux on IOb-SoC-OpenCryptoHW (by IObundle)
Our great sponsors
| cva6 | iob-soc-opencryptolinux | |
|---|---|---|
| 10 | 3 | |
| 2,074 | 9 | |
| 3.5% | - | |
| 9.7 | 9.4 | |
| 1 day ago | 4 days ago | |
| Assembly | C | |
| GNU General Public License v3.0 or later | MIT License |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
cva6
Posts with mentions or reviews of cva6.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-03-08.
- CVA6 – an Application class 6-stage RISC-V CPU capable of booting Linux
-
Recommendations for RISC-V on FPGA
Hello. I'm looking into implementing RISC-V on an FPGA for a school project. The two repos I'm looking into using are the Ariane and RocketChip repos. Both look actively maintained, but RocketChip has more recent releases, and it's used by this other repo that creates a block design in Vivado with the RISC-V RTL. However, we would also like to be able to make changes to the core, and I'm afraid that scala/Chisel might be difficult to learn. Ariane looks like SystemVerilog while RocketChip is mostly Chisel. Does any have recommendations on which RISC-V repo would be good to use for a project?
- The CORE-V CVA6 is a RISC-V CPU capable of booting Linux
-
Capital required to design and manufacture smartphones/computers in US
There are 108 RISC-V cores that have been created so far (according to this list), but only a couple are 64 bit, open source and powerful enough that you would want to use them (like Shakti, CVA6 and NutShell)
-
Yun, the first tape-out of CVA6 (Ariane) with Ara vector co-processor SoC manufactured
The source code of Ara as well as Ariane, also known as CVA6 is available on GitHub.
-
Some data points on Vivado performance on Ryzen and Alder Lake
I made a post about this here not too long ago, but I think it would be really useful to come up with a Vivado benchmark, in the form of a standardized large and representative design. I was curious about Alder Lake performance too, and compared my new 12700K workstation against my laptop with this open source RISC-V CPU: https://github.com/openhwgroup/cva6
-
What is Purism's roadmap for open-source hardware/schematics?
When the OpenHW Group was created in 2019, I had some hope that Alibaba or NXP (who are in the OpenHW Group) would release an open hardware RISC-V processor, but it looks like they are not making any public commits to the CVA6 core, so I doubt that we are ever going to see the source code of Alibaba's XT910 or NXP's Chassis RISC-V processor.
-
XiangShan open-source 64-bit RISC-V processor to rival Arm Cortex-A76
Ariane is now cva6 (it moved to a industry supported non-profit).
-
How many more years until we have a completely open source RISC-V SOC?
At this stage, it could make sense for e.g. universities to start developing peripherals & controllers targeted at ASIC rather than creating yet-another-core (https://riscv.org/exchange/cores-socs/ has 107 lines already for cores), leveraging an OSHW ASIC-proven core from e.g. the OpenHW group (https://github.com/openhwgroup/cva6). Manufacturing in not-so-old processes is affordable for teaching institutions (e.g. https://europractice-ic.com/ in Europe), and taping out working cores is no longer a 'new' thing (e.g. http://asic.ethz.ch/all/years.html ).
-
OpenHW Group and Mitacs announce a $22.5M research program for open-source processors
Looking at the github of the openhw group looks like the license is granting patents to the project. So it looks ok.
iob-soc-opencryptolinux
Posts with mentions or reviews of iob-soc-opencryptolinux.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-04-18.
-
Porting of Debian OS on RISCV
Booting Linux on IOb-SoC? Sure: https://github.com/IObundle/iob-linux (compile the image, OpenSBI and build rootfs) https://github.com/IObundle/iob-soc-opencryptolinux (run a simulation or program FPGA with compatible SoC)
- New to embedded
-
Recommendations for RISC-V on FPGA
SoC with Vexriscv capable of running Linux: https://github.com/IObundle/iob-soc-opencryptolinux
What are some alternatives?
When comparing cva6 and iob-soc-opencryptolinux you can also consider the following projects:
cv32e40p - CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
iob-soc - RISC-V System on Chip Template
litex - Build your hardware, easily!
meta-riscv - OpenEmbedded/Yocto layer for RISC-V Architecture
verilator - Verilator open-source SystemVerilog simulator and lint system
rocket-chip - Rocket Chip Generator
riscv-cores-list - RISC-V Cores, SoC platforms and SoCs
iob-linux
riscv_vhdl - Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
litedram - Small footprint and configurable DRAM core
ara - The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core
gd32vf103inator - Program the GD32VF103 using C, your favourite editor and make