cpu11
PDP-11
Our great sponsors
cpu11 | PDP-11 | |
---|---|---|
2 | 1 | |
146 | 3 | |
- | - | |
5.3 | 1.8 | |
4 months ago | over 2 years ago | |
Verilog | ||
GNU General Public License v3.0 or later | GNU General Public License v3.0 only |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
cpu11
- Dec F11 precise replica in Verilog, based on reverse engineering of real dies
-
I finally got a PDP-8i (sort of).
There are quite a few HDL implementations, eg CPU11 and this list.
PDP-11
-
Blinkenlights and PDP-11 Assembly Language.
I got inspired to make my own version of blinkenlights. This is before I heard about projects like the blinkenbone or PiDP-11. My version with 3D models to print and the Ada source code is here, Pi-Mainframe I think got simh running on it, booted RSTS/E and am now exploring PDP-11 assembly language for the first time since about 1985. Some of my routines are here, PDP-11 stuff. I hope that I've learned a few things since 1985 ;-)
What are some alternatives?
open-fpga-verilog-tutorial - Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
xxdp - XXDP was, and remains, the PDP-11 diagnostic operating system. This project attempts to recover XXDP sources and documents.
livehd - Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
z88dk - The development kit for over a hundred z80 family machines - c compiler, assembler, linker, libraries.
serv - SERV - The SErial RISC-V CPU
Reverse-Engineering-Tutorial - A FREE comprehensive reverse engineering tutorial covering x86, x64, 32-bit ARM & 64-bit ARM architectures.
hdl - HDL libraries and projects
unix-v1 - Restoration of 1st Edition UNIX kernel sources from Bell Laboratories
riscv - RISC-V CPU Core (RV32IM)
Pi-Mainframe - Simulated mainframe computer based on a Raspberry Pi
openlane - OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
zipcpu - A small, light weight, RISC CPU soft core