corundum
cocotbext-pcie
Our great sponsors
| corundum | cocotbext-pcie | |
|---|---|---|
| 28 | 1 | |
| 1,449 | 115 | |
| 3.0% | - | |
| 9.4 | 7.1 | |
| 4 months ago | 5 months ago | |
| Verilog | Python | |
| GNU General Public License v3.0 or later | MIT License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
corundum
-
FuryGpu – Custom PCIe FPGA GPU
The GPU uses this: https://github.com/alexforencich/verilog-pcie . And there is an open-source 100G NIC here, including open source 10G/25G MACs: https://github.com/corundum/corundum
- Open sourceCorundum – FPGA-based NIC and platform for in-network compute
- TCP checksum computation
- Are there any free/open source Lattice ECP5 Ethernet MAC IP Cores?
-
xilinx versal gty testbench/data gen?
Well, I did build this: https://github.com/corundum/corundum
-
FPGA for finance industry
I would look into 10GbE PCS/MAC packet processors implemented under AXI Stream interfaces for example. There are open source examples https://github.com/corundum/corundum and https://netfpga.org/ .
-
Computer Networking Nerd and EE Student Looking to build a Baremetal Network Driver on top of baremetal kernel? Is this possible and if so, I'd like some guidance!
I built my own 100 Gbps capable NIC, along with driver: https://github.com/corundum/corundum. You're welcome to ask if you have any questions, though it is quite a different animal from a 100 Mbps NIC you might have on a microcontroller.
-
Device Drivers for Transceiver Questions (Specifically, PCIe)
If you're looking for resources, here's one rather comprehensive example of a high-performance FPGA design with a fully custom DMA engine and driver, that runs on both Xilinx and Intel FPGAs: https://github.com/corundum/corundum
-
shift/concatenate in v/sv
I have no idea, but you're welcome to build the design and look at it yourself: https://github.com/corundum/corundum/tree/master/fpga/mqnic/NetFPGA_SUME/fpga. The barrel shifters are in the DMA engine, both the read DMA and write DMA engines have wide barrel shifters.
-
Open source projects?
Dive right into the slack channel and introduce yourself. There is also a new contributor guide. /u/alexforencich/ is on these reddits and he may be able to chime in and give you more concrete suggestions.
cocotbext-pcie
-
What is the most impressive feat you achieved with Python?
PCIe simulation framework: https://github.com/alexforencich/cocotbext-pcie/
What are some alternatives?
verilog-ethernet - Verilog Ethernet components for FPGA implementation
PythonChallenge - Algorithm developed to resolved the Python Challenge from Try Catch
rssguard - Feed reader (and podcast player) which supports RSS/ATOM/JSON and many web-based feed services.
NvChad - Blazing fast Neovim config providing solid defaults and a beautiful UI, enhancing your neovim experience.
litex - Build your hardware, easily!
soft_riscv - Soft-core RISCV processor for RISCV 2018 competition
psram-tang-nano-9k - An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA
BYU_PYNQ_PR_Video_Pipeline - The Demo that was presented at FCCM.
hls4ml - Machine learning on FPGAs using HLS
SBusFPGA - Stuff to put a FPGA in a SBus system (SPARCstation)
hkd - Display-Server-Agnostic Hotkey Daemon for Linux
xfcp - Extensible FPGA control platform