chipyard VS neorv32

Compare chipyard vs neorv32 and see what are their differences.

chipyard

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more (by ucb-bar)

neorv32

:desktop_computer: A size-optimized, customizable MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL. (by stnolting)
Our great sponsors
  • Scout APM - A developer's best friend. Try free for 14-days
  • Nanos - Run Linux Software Faster and Safer than Linux with Unikernels
  • SaaSHub - Software Alternatives and Reviews
chipyard neorv32
1 37
640 616
5.2% -
8.9 9.9
3 days ago 7 days ago
C VHDL
GNU General Public License v3.0 or later BSD 3-clause "New" or "Revised" License
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

chipyard

Posts with mentions or reviews of chipyard. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2021-06-08.

neorv32

Posts with mentions or reviews of neorv32. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2021-11-16.

What are some alternatives?

When comparing chipyard and neorv32 you can also consider the following projects:

VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation

linux-on-litex-vexriscv - Linux on LiteX-VexRiscv

picoMIPS - picoMIPS processor doing affine transformation

fpga-zynq - Support for Rocket Chip on Zynq FPGAs

nuclei-sdk - Nuclei RISC-V Software Development Kit

upduino-projects - Various VHDL projects I've worked on for the Upduino v2.0 and v3.0

riscv_verilator_model - RISCV model for Verilator/FPGA targets

wb2axip - Bus bridges and other odds and ends

pico-png - PNG encoder, implemented in VHDL

autofpga - A utility for Composing FPGA designs from Peripherals

linux-on-litex-rocket - Run 64-bit Linux on LiteX + RocketChip