boxlambda
openfpga-SNES
| boxlambda | openfpga-SNES | |
|---|---|---|
| 1 | 4 | |
| 45 | 388 | |
| - | - | |
| 8.8 | 3.6 | |
| 18 days ago | 3 months ago | |
| VHDL | VHDL | |
| MIT License | GNU General Public License v3.0 only |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
boxlambda
-
BoxLambda DevLog: Hello Debugger!
BoxLambda is a Blog and an open-source project with the goal of creating a retro-style FPGA-based microcomputer. The microcomputer serves as a platform for software and RTL experimentation.
openfpga-SNES
-
Donkey Kong Country running (or rather rolling) on the Analogue Pocket
OpenFPGA
- The new best way to play SimCity on the go thanks to the Analogue Pocket!
- SNES 0.1.0 Released for openFPGA/Analogue Pocket
-
A dream come true. 100% accurate SNES on a high-end handheld FPGA system, with no compromises. Not emulation. The Analogue Pocket.
SNES core was released yesterday https://github.com/agg23/openfpga-SNES
What are some alternatives?
jtbin - Binary files for MiSTerFPGA, Pocket and other platforms
analogue-pocket-utils - Collection of IP and information on how to develop for openFPGA and Analogue Pocket
openfpga-NES - NES for the Analogue Pocket
dvb_fpga - RTL implementation of components for DVB-S2
catapult-v3-smartnic-re - Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)
pocket-sync - A GUI tool (Mac, Windows, Linux) for doing stuff with the Analogue Pocket
neorv32 - :desktop_computer: A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
Pocket_Updater - Windows GUI Application to Update Cores for the Analogue Pocket
forth-cpu - A Forth CPU and System on a Chip, based on the J1, written in VHDL
vunit - VUnit is a unit testing framework for VHDL/SystemVerilog
fpga_cores - To add upsizer to axi_stream_width_converter