biriscv VS FPGA_SDRAM_Controller

Compare biriscv vs FPGA_SDRAM_Controller and see what are their differences.

biriscv

32-bit Superscalar RISC-V CPU (by ultraembedded)
risc-v Rv32i Rv32im Superscalar Cpu Fpga Verilog pipelined-processors Verilator Coremark Asic branch-prediction in-order Linux riscv-linux Xilinx artix-7
Source Code
Suggest alternative
Edit details

FPGA_SDRAM_Controller

SDRAM controller optimized to a memory bandwidth of 316MB/s (by AngeloJacobo)
Fpga sdram Verilog sdram-controller
Source Code
Suggest alternative
Edit details
WorkOS
Our great sponsors
  • WorkOS - The modern identity platform for B2B SaaS
  • InfluxDB - Power Real-Time Data Analytics at Scale
  • SaaSHub - Software Alternatives and Reviews
Our great sponsors
biriscv FPGA_SDRAM_Controller
6 1
749 19
- -
0.0 0.0
over 2 years ago over 2 years ago
Verilog Verilog
Apache License 2.0 MIT License
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

biriscv

Posts with mentions or reviews of biriscv. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2023-06-21.

FPGA_SDRAM_Controller

Posts with mentions or reviews of FPGA_SDRAM_Controller. We have used some of these posts to build our list of alternatives and similar projects.

What are some alternatives?

When comparing biriscv and FPGA_SDRAM_Controller you can also consider the following projects:

riscv - RISC-V CPU Core (RV32IM)

SDRAM_Controller_Verilog - This SDRAM controller is for MT48LC32M16 SDRAM. This module was designed under the assumption that the clock rate is 100MHz.

darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

hdl - HDL libraries and projects

sdspi - SD-Card controller, using either SPI, SDIO, or eMMC interfaces

zipcpu - A small, light weight, RISC CPU soft core

vgasim - A Video display simulator

wbicapetwo - Wishbone to ICAPE interface conversion

RISC-V - Design implementation of the RV32I Core in Verilog HDL with Zicsr extension

kasirga_gok_2023 - Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı

kianRiscV - RISC-V Linux SoC, marchID: 0x2b

open-register-design-tool - Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

biriscv vs riscv FPGA_SDRAM_Controller vs SDRAM_Controller_Verilog biriscv vs darkriscv FPGA_SDRAM_Controller vs hdl biriscv vs sdspi biriscv vs zipcpu biriscv vs vgasim biriscv vs wbicapetwo biriscv vs RISC-V biriscv vs kasirga_gok_2023 biriscv vs kianRiscV biriscv vs open-register-design-tool