XiangShan Alternatives

Similar projects and alternatives to XiangShan

• learnxinyminutes-docs

  226 11,153 9.1 JavaScript XiangShan VS learnxinyminutes-docs

  Code documentation written as code! How novel and totally my idea!

• anbox

  97 8,770 0.0 C++ XiangShan VS anbox

  Discontinued Anbox is a container-based approach to boot a full Android system on a regular GNU/Linux system

  

• InfluxDB

  www.influxdata.com sponsored

  Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

  

• seL4

  60 4,530 9.0 C XiangShan VS seL4

  The seL4 microkernel

  

• openc910

  41 1,035 1.3 Verilog XiangShan VS openc910

  OpenXuantie - OpenC910 Core

  

• redroid-doc

  21 3,556 6.8 Shell XiangShan VS redroid-doc

  redroid (Remote-Android) is a multi-arch, GPU enabled, Android in Cloud solution. Track issues / docs here

  

• ibex

  20 1,237 8.5 SystemVerilog XiangShan VS ibex

  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

  

• microwatt

  19 643 6.7 Verilog XiangShan VS microwatt

  A tiny Open POWER ISA softcore written in VHDL 2008

• WorkOS

  workos.com sponsored

  The modern identity platform for B2B SaaS. The APIs are flexible and easy-to-use, supporting authentication, user identity, and complex enterprise features like SSO and SCIM provisioning.

  

• vroom

  17 443 5.0 Verilog XiangShan VS vroom

  VRoom! RISC-V CPU (by MoonbaseOtago)

• openc906

  14 282 1.3 Verilog XiangShan VS openc906

  OpenXuantie - OpenC906 Core

  

• rocket-chip

  12 3,002 8.3 Scala XiangShan VS rocket-chip

  Rocket Chip Generator

  

• darkriscv

  3 1,882 6.3 Verilog XiangShan VS darkriscv

  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

  

• riscv-boom

  12 1,584 7.2 Scala XiangShan VS riscv-boom

  SonicBOOM: The Berkeley Out-of-Order Machine

  

• OpenROAD

  7 1,322 10.0 Verilog XiangShan VS OpenROAD

  OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

  

• peakperf

  2 56 4.4 C++ XiangShan VS peakperf

  Achieve peak performance on x86 CPUs and NVIDIA GPUs

• chisel

  25 3,708 9.7 Scala XiangShan VS chisel

  Chisel: A Modern Hardware Design Language (by chipsalliance)

  

• riscv-ocelot

  5 135 9.2 Scala XiangShan VS riscv-ocelot

  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support

  

• cpufetch

  18 1,767 8.1 C XiangShan VS cpufetch

  Simple yet fancy CPU architecture fetching tool

• kth

  4 27 7.5 Python XiangShan VS kth

  High performance Bitcoin development platform

  

• thead-extension-spec

  2 26 6.2 Makefile XiangShan VS thead-extension-spec

  T-head vendor extension Instruction Set spec

  

• block-inclusivecache-sifive

  1 71 0.0 Scala XiangShan VS block-inclusivecache-sifive
  

• SaaSHub

  www.saashub.com sponsored

  SaaSHub - Software Alternatives and Reviews. SaaSHub helps you find the best software and product alternatives