VexRiscv VS Rudi-RV32I

Compare VexRiscv vs Rudi-RV32I and see what are their differences.

VexRiscv

A FPGA friendly 32 bit RISC-V CPU implementation (by SpinalHDL)

Rudi-RV32I

A rudimental RISCV CPU supporting RV32I instructions, in VHDL (by hamsternz)
Our great sponsors
  • InfluxDB - Power Real-Time Data Analytics at Scale
  • WorkOS - The modern identity platform for B2B SaaS
  • SaaSHub - Software Alternatives and Reviews
VexRiscv Rudi-RV32I
21 7
2,214 105
2.8% -
7.6 0.0
3 days ago over 3 years ago
Assembly VHDL
MIT License MIT License
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

VexRiscv

Posts with mentions or reviews of VexRiscv. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2023-10-23.

Rudi-RV32I

Posts with mentions or reviews of Rudi-RV32I. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2022-01-10.

What are some alternatives?

When comparing VexRiscv and Rudi-RV32I you can also consider the following projects:

neorv32 - :rocket: A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

ibex - Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

RISCV-FiveStage - Marginally better than redstone

wb2axip - Bus bridges and other odds and ends

darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

sdspi - SD-Card controller, using a SPI interface that is (optionally) shared

dromajo - RISC-V RV64GC emulator designed for RTL co-simulation

riscv-tests

scr1 - SCR1 is a high-quality open-source RISC-V MCU core in Verilog

riscv_vhdl - Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators

litex - Build your hardware, easily!