Toast-RV32i
riscv
Our great sponsors
Toast-RV32i | riscv | |
---|---|---|
2 | 1 | |
30 | 742 | |
- | - | |
0.0 | 1.0 | |
over 1 year ago | over 1 year ago | |
C | Verilog | |
- | BSD 3-clause "New" or "Revised" License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Toast-RV32i
We haven't tracked posts mentioning Toast-RV32i yet.
Tracking mentions began in Dec 2020.
riscv
We haven't tracked posts mentioning riscv yet.
Tracking mentions began in Dec 2020.
What are some alternatives?
biriscv - 32-bit Superscalar RISC-V CPU
openlane - OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
zipcpu - A small, light weight, RISC CPU soft core
darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
ice40_power - Power analysis of the ICE40UP5K-SG48 devices
uhd - The USRP™ Hardware Driver Repository
riscv-cores-list - RISC-V Cores, SoC platforms and SoCs
vgasim - A Video display simulator
psram-tang-nano-9k - An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA
cpu11 - Revengineered ancient PDP-11 CPUs, originals and clones
livehd - Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation