Toast-RV32i VS spu32

Compare Toast-RV32i vs spu32 and see what are their differences.

Toast-RV32i

Pipelined RISC-V RV32I Core in Verilog (by georgeyhere)
risc-v Verilog Fpga
Source Code
Suggest alternative
Edit details

spu32

Small Processing Unit 32: A compact RV32I CPU written in Verilog (by maikmerten)
risc-v risc-processor Fpga Verilog system-on-chip ice40 Rv32i icestorm
Source Code
Suggest alternative
Edit details
WorkOS
Our great sponsors
  • WorkOS - The modern identity platform for B2B SaaS
  • InfluxDB - Power Real-Time Data Analytics at Scale
  • SaaSHub - Software Alternatives and Reviews
Our great sponsors
Toast-RV32i spu32
2 1
34 60
- -
0.0 0.0
about 1 year ago almost 2 years ago
C C
- MIT License
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

Toast-RV32i

Posts with mentions or reviews of Toast-RV32i. We have used some of these posts to build our list of alternatives and similar projects.

spu32

Posts with mentions or reviews of spu32. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2021-05-10.
  • Designing instruction decoder
    2 projects | /r/FPGA | 10 May 2021
    You asked for "elegant and simple". Disregarding your request, here's how I decode RISC-V: https://github.com/maikmerten/spu32/blob/master/cpu/decoder.v

What are some alternatives?

When comparing Toast-RV32i and spu32 you can also consider the following projects:

riscv - RISC-V CPU Core (RV32IM)

shecc - A self-hosting and educational C optimizing compiler

openwifi - open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software

RISCV - A Pipelined RISC-V RV32I Core in Verilog [Moved to: https://github.com/georgeyhere/Toast-RV32i]

quasiSoC - No-MMU Linux capable RISC-V SoC designed to be useful.

darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

esp - Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy

cariboulite - CaribouLite turns any 40-pin Raspberry-Pi into a Tx/Rx 6GHz SDR

Toast-RV32i vs riscv spu32 vs shecc Toast-RV32i vs openwifi spu32 vs RISCV Toast-RV32i vs quasiSoC spu32 vs quasiSoC Toast-RV32i vs darkriscv spu32 vs esp Toast-RV32i vs RISCV spu32 vs cariboulite